 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| ? 2007 microchip technology inc. ds22050a-page 1 MCP2140A features ? implements the irda ? standard, including: -irlap -irlmp -ias - tinytp - ircomm (9-wire ?cooked? service class) ? provides irda standard physical signal layer support including: - bidirectional communication - crc implementation - fixed data communication rate of 9600 baud ? includes uart-to-irda standard encoder/ decoder functionality: - easily interfaces with industry standard uarts and infrared transceivers ? easily communicates with 16-bit pic microcon- troller irda standard stack library ? uart interface for connecting to data communications equipment (dce) or data terminal equipment (dte) systems ? transmit/receive formats (bit width) supported: - 1.63 s (transmit & receive) - 3/16 bit time (receive only) ? hardware uart support: - 9.6 kbaud baud rate - 60 byte data buffer size (64 byte packet) ? infrared supported: - 9.6 kbaud baud rate - 64 byte packet size (60 data bytes) ? operates as secondary device ? wide operating voltage: 2.0v to 5.5v ? automatic low power mode: - < 23 a (maximum) @ 2.0v, when no ir activity present (phact = l) ? footprint compatibility with mcp2140 cmos technology ? low power, high-speed cmos technology ? low voltage operation ? industrial temperature range ? low power consumption: - < 407 a (maximum) @ 2.0v, 3.6864 mhz package types block diagram 2 3 4 5 6 7 8 9 10 1 2 3 4 5 6 7 8 9 1 19 18 16 15 14 13 12 11 17 18 17 15 14 13 12 11 10 16 20 osc2 osc1/clki v ss v ss v dd v dd rxpd cd cts rts tx rx ri dsr dtr txir phact reset nc rxpdref v ss tx rx ri txir phact reset nc rxpdref osc2 osc1/clki v dd rxpd cd cts rts dsr dtr MCP2140A MCP2140A pdip, soic ssop encode and protocol tx txir rx rxpd MCP2140A baud rts generator cd cts dsr dtr ri osc1 osc2 protocol handler and decode rxpdref handler + - phact logic rate uart control irda ? standard protocol stack controller with fixed 9600 baud communication rate
MCP2140A ds22050a-page 2 ? 2007 microchip technology inc. MCP2140A system block diagram encode decode tx txir rx i/o MCP2140A pic? so si uart baud rate generator uart control logic rxpd rxpdref + - rts cts dsr dtr cd ri phact uart flow i/o i/o i/o i/o i/o i/o control (1) MCP2140A status (1) note 1: not all microcontroller i/o pins are required to be connected to the MCP2140A. microcontroller optical txd rxd transceiver r1 (100 k ) r2 (100 k ) 0.1 f ? 2007 microchip technology inc. ds22050a-page 3 MCP2140A 1.0 device overview the MCP2140A is a cost-effective, low pin count (18- pin), easy-to-use device for implementing irda standard wireless connectivity. the MCP2140A provides support for the irda standard protocol ?stack?, bit encoding/decoding and low cost, discrete ir receiver circuitry. the MCP2140A is footprint compatible with the mcp2140. for migration assistance, please refer to section 2.14 ?migrating from the mcp2140 to the MCP2140A? . the serial and ir interface baud rates are fixed at 9600 baud. the serial interface and ir interface baud rates are dependent on the device frequency, but irda standard operation requires a device frequency of 3.6864 mhz. the MCP2140A will specify the ir baud rate to the primary device during the discover phase. the MCP2140A can operate in data communication equipment (dce) and data terminal equipment (dte) applications, and resides between a uart and an infrared optical transceiver. the MCP2140A encodes an asynchronous serial data stream, converting each data bit to the corresponding infrared (ir) formatted pulse. ir pulses received are decoded and then handled by the protocol handler state machine. the protocol handler sends the appropriate data bytes to the host controller in uart- formatted serial data. the MCP2140A supports ?point-to-point? applications, that is, one primary device and one secondary device. the MCP2140A operates as a secondary device and does not support ?multi-point? applications. sending data using ir light requires some hardware and the use of specializ ed communication protocols. these protocol and har dware requirements are described, in detail, by th e irda standard specifica- tions. the encoding/decoding functionality of the MCP2140A is designed to be compatible with the physical layer component of the irda standard. this part of the standard is often referred to as ?irphy?. some of the devices that the MCP2140A is compatible with include: ? pcs with ir ports ?pdas ? 16-bit pic microcontroller irda standard stack library the complete irda standard specification is available for download from the irda web site at www.irda.org. 1.1 applications the MCP2140A infrared communications controller, supporting the irda standard, provides embedded system designers the easies t way to implement irda standard wireless connectivity. figure 1-1 shows a typical application block diagram, while table 1-1 shows the pin definitions. table 1-1: overview of features infrared communication is a wireless, two-way data connection using infrared light generated by low-cost transceiver signaling technology. this provides reliable communication between two devices. infrared technology offers: ? universal standard for connecting portable computing devices ? easy, effortless implementation ? economical alternative to other connectivity solutions ? reliable, high-speed connections ? safe to use in any environment (can even be used during air travel) ? no emissions testing needed (fcc, part 15) ? eliminates the hassle of cables ? allows pcs and other electronic devices (such as pdas, cell phones, etc.) to communicate with each other ? enhances mobility by allowing users to easily connect the MCP2140A allows the easy addition of irda standard wireless connectivity to any embedded application that uses serial data. figure 1-1 shows typical implementation of the MCP2140A in an embedded system. the irda protocol for printer support is not included in the ircomm 9-wire ?cooked? service class. features MCP2140A serial communications uart, ir baud rate selection fixed low power mode yes - automatic resets (and delays) reset , por (pwrt and ost) packages 18-pin dip, soic, 20-pin ssop MCP2140A ds22050a-page 4 ? 2007 microchip technology inc. figure 1-1: system block diagram encode decode tx txir rx i/o MCP2140A pic? so si uart baud rate generator uart control logic rxpd rxpdref + - rts cts dsr dtr cd ri phact uart flow i/o i/o i/o i/o i/o i/o control (1) MCP2140A status (1) note 1: not all microcontroller i/o pins are required to be connected to the MCP2140A. microcontroller optical txd rxd transceiver r1 (100 k ) r2 (100 k ) 0.1 f ? 2007 microchip technology inc. ds22050a-page 5 MCP2140A table 1-1: MCP2140A pin descri ption normal operation (dce) pin name pin number pin type buffer type pdip soic ssop description rxpdref 1 1 1 i a ir receive photo detect diode reference voltage. this voltage will typically be in the range of v dd /2. txir 2 2 2 o ? asynchronous transmit to irda transceiver. phact 3 3 3 oc ? protocol handler acti ve. indicates the state of the MCP2140A protocol handler. this output is an open collector, so an external pull-up resistor may be required. 1 = protocol handler is in the discovery or nrm state 0 = protocol handler is in nd m state or the MCP2140A is in low power mode reset 4 4 4 i st resets the device v ss 5 5 5, 6 ? p ground reference for logic and i/o pins nc 6 6 7 i ? no connect tx 7 7 8 i ttl asynchronous receive; from host controller uart rx 8 8 9 o ? asynchronous transmit; to host controller uart ri 9 9 10 i ttl ring indicator. the state of this bit is communicated to the irda primary device. 1 = no ring indicate present 0 = ring indicate present dsr 10 10 11 o ? data set ready. indicates that the MCP2140A has estab- lished a valid irda link with a primary device (1) . this signal is locally emulated and not related to the dtr bit of the irda primary device. 1 = an ir link has not been established (no ir link) 0 = an ir link has been established (ir link) dtr 11 11 12 i ttl data terminal ready. indicates that the embedded device connected to the MCP2140A is ready for ir data. the state of this bit is communicated to the irda primary device via the irda dsr bit carried by ircomm. 1 = embedded device not ready 0 = embedded device ready cts 12 12 13 o ? clear to send. indicate s that the MCP2140A is ready to receive data from the host controller. this signal is locally emulated and not related to the cts/rts bit of the irda primary device. 1 = host controller should not send data 0 = host controller may send data legend: ttl = ttl compatible input st = schmitt trigger inpu t with cmos levels a = analog p = power cmos = cmos compatible inpu t oc = open collector output i = input o = output note 1: the state of the dsr output pin does not reflect the state of the dtr bit of the irda primary device. MCP2140A ds22050a-page 6 ? 2007 microchip technology inc. rts 13 13 14 i ttl request to send. indicates that a host controller is ready to receive data from the MCP2140A. this signal is locally emulated and not related to the cts/rts bit of the irda primary device. 1 = host controller not ready to receive data 0 = host controller ready to receive data v dd 14 14 15, 16 ? p positive supply for logic and i/o pins. osc2 15 15 17 o ? oscillator crystal output. osc1/clkin 16 16 18 i cmos oscillator crysta l input/external cl ock source input. cd 17 17 19 i st carrier detect. the state of this bit is communicated to the irda primary device via the irda cd bit. 1 = no carrier present 0 = carrier present rxpd 18 18 20 i a ir rx photo detect diode input. this input signal is required to be a pulse to indicate an ir bit. when the amplitude of the signal crosses the amplitude threshold set by the rxpdref pin, the ir bit is detected. table 1-1: MCP2140A pin description normal operation (dce) (continued) pin name pin number pin type buffer type pdip soic ssop description legend: ttl = ttl compatible input st = schmitt trigger inpu t with cmos levels a = analog p = power cmos = cmos compatible inpu t oc = open collector output i = input o = output note 1: the state of the dsr output pin does not reflect the state of the dtr bit of the irda primary device. ? 2007 microchip technology inc. ds22050a-page 7 MCP2140A 2.0 device operation the MCP2140A serial interface and ir baud rates are fixed at 9600 baud, given a 3.6864 mhz device clock . 2.1 power-up any time the device is powered up ( parameter d003 ), the power-up timer delay ( parameter 33 ) occurs, fol- lowed by an oscillator start-up timer (ost) delay ( parameter 32 ). once these delays complete, commu- nication with the device may be initiated. this commu- nication is from both the infrared transceiver?s side and the controller?s uart interface. 2.1.1 power-on and brown-out conditions when any state machine is operated outside of its? specified operating conditi ons, undesired operation may occur. application validation should be done to determine when the system exits from either a power-on or a brown-out c onditions if the MCP2140A requires the use of an exter nal voltage supervisory cir- cuit to ensure pr oper system operation. 2.2 device reset the MCP2140A is forced into the reset state when the reset pin is in the low state. once the reset pin is brought to a high state, the device reset sequence occurs. once the sequence completes, functional operation begins. 2.3 device clocks the MCP2140A requires a clock source to operate. this clock source is used to eystablish the device tim- ing, including the device ?bit clock?. 2.3.1 clock source the clock source can be supplied by one of the following: ? crystal ? resonator ? external clock the frequency of this clock source must be 3.6864 mhz (electri cal specification parameter 1a ) for device communication at 9600 baud. MCP2140A ds22050a-page 8 ? 2007 microchip technology inc. 2.3.1.1 crystal o scillator / ceramic resonators a crystal or ceramic resonato r can be connected to the osc1 and osc2 pins to establish oscillation (refer to figure 2-1 ). the MCP2140A oscillator design requires the use of a parallel-cut crystal. use of a series cut crystals may give a frequency outside of the crystal manufacturers specifications. figure 2-1: crystal operation (ceramic resonator) table 2-1: capacitor selection for ceramic resonators table 2-2: capacitor selection for crystal oscillator 2.3.1.2 external clock for applications where a clock is already available elsewhere, users may directly drive the MCP2140A provided that this external clock source meets the ac/ dc timing requirements listed in section 4.3 ?timing diagrams and specifications? . figure 2-2 shows how an external clock circuit should be configured. figure 2-2: external clock 2.3.2 bit clock the device crystal is used to derive the communication bit clock (bitclk). there are 16 bitclks for each bit time. the bitclks are used for the generation of the start bit and the eight data bits. the stop bit uses the bitclk when the data is transmitted (not for reception). this clock is a fixed-frequency and has minimal variation in frequency (specified by the crystal manufacturer). freq osc1 (c1) osc2 (c2) 3.6864 mhz 10 - 22 pf 10 - 22 pf note: higher capacitance increases the stability of the oscillator, but also increases the start-up time. these values are for design guidance only. since each resonator has its own characteristics, the user should consult the resonator manufacturer for appropriate values of external components. freq osc1 (c1) osc2 (c2) 3.6864 mhz 15 - 30 pf 15 - 30 pf note: higher capacitance increases the stability of the oscillator but also increases the start-up time. these values are for design guidance only. r s may be required to avoid overdriving crystals with low drive level specification. since each crystal has its own characteristics, the user should consult the crystal manufacturer for appropriate values of external components. see ta b l e 2 - 1 and table 2-2 for recommended values of c1 and c2. note: a series resistor may be required for at strip cut crystals. c1 c2 xtal osc2 rs osc1 rf to internal MCP2140A (note) logic ceramic resonator clock from external MCP2140A osc1 osc2 open system ? 2007 microchip technology inc. ds22050a-page 9 MCP2140A 2.4 host uart interface the host uart interface communicates with the host controller. this interface has eight signals associated with it: tx, rx, rts, cts, dsr, dtr, cd and ri. several of these signals are locally generated (not passed over the ir interface). the host uart is a full-duplex interface, m eaning that the system can transmit and receive simultaneously. 2.4.1 baud rate the baud rate for the MCP2140A serial port (the tx and rx pins) is fixed at 9600 baud when the device frequency is 3.6864 mhz. 2.4.2 transmitting when the host controller sends serial data to the MCP2140A, the host controller?s baud rate is required to match the baud rate of the MCP2140A?s serial port. 2.4.3 receiving when the host controller receives serial data from the MCP2140A, the host controller?s baud rate is required to match the baud rate of the MCP2140A?s serial port. 2.4.4 hardware handshaking there are three host uart signals used to control the handshaking operation betw een the host controller and the MCP2140A. they are: ?dsr ?rts ?cts 2.4.4.1 dsr the dsr signal indicates that the MCP2140A has established a link between the MCP2140A and the primary device. please refer to appendix b: ?how devices connect? for more information. 2.4.4.2 rts the rts signal indicates to the MCP2140A that the host controller is ready to receive serial data. once an ir packet with ?data? has been received by the MCP2140A, the rts signal will need to be low for the received data to be transferred to the host controller. if the rts signal remains high, an ir link timeout will occur and the MCP2140A will disconnect from the primary device. 2.4.4.3 cts the cts signal indicates that the MCP2140A uart receive buffer is full. the MCP2140A generates the cts signal locally. the MCP2140A uart receive buffer is 60 bytes and the cts signal will be driven high once 59 bytes have been received. after the MCP2140A uart has received a byte, there is a latency before the cts signal is driven high, if the uart receive buffer has 59 bytes. the MCP2140A then supports the reception of another byte (the 60th byte). this allows a byte was being received when cts was driven high not to be lost. the MCP2140A uart receive buffer supports 60 bytes, regardless if the last byte started transmission before or after the cts signal was driven high. the MCP2140A has a buffer for incoming data from the ir host. this buffer supports the 60-byte data payload plus the memory overhe ad of the packet. another 60 byte buffer is provided to buffer data from the uart serial port. the MCP2140A can handle ir data and host uart serial port data simultaneously. a hardware handshaking pin (cts) is provided to inhibit the host controller from sending serial data when the host uart buffer is not available. figure 2-3 shows cts states while figure 2-4 shows an example of the cts signal when the host controller streams 250 bytes to the MCP2140A. figure 2-5 shows a flow chart for host uart flow control using the cts signal. note 1: the MCP2140A generates several non-data signals locally. 2: the MCP2140A emulates a 3-wire serial connection (txd, rxd and gnd). the transceiver?s transmit data (txd), receive data (rxd) signals, and the state of the cd. ri and dtr input pins are carried back and forth to the primary device. 3: the rts and cts signals are local emulations. note: when the cts output signal goes high, the uart fifo will store up to 1 additional byte, for a maximum of 60 bytes. MCP2140A ds22050a-page 10 ? 2007 microchip technology inc. figure 2-3: host uart cts signal and the receive buffer figure 2-4: cts waveform from host co ntroller streaming of 250 bytes to the MCP2140A cts receive buffer empty MCP2140A can receive buffer has 59 bytes, receive buffer receive buffer empty MCP2140A can receive data ir data packet transmitted full (60 bytes) cts pin driven high ir data packet starts transmission receive data cts ? 2007 microchip technology inc. ds22050a-page 11 MCP2140A figure 2-5: host uart cts flo w control flowchart dtr low? yes no transmit byte cts low? yes no ir flow start host no transmit buffer avail? more bytes to transmit? yes return no yes MCP2140A ds22050a-page 12 ? 2007 microchip technology inc. 2.5 encoder/decoder the encoder converts the uart format data into the irda standard format data and the decoder converts irda standard format data into uart format data. 2.5.1 encoder (m odulation) the data that the MCP2140A uart received (on the tx pin) that needs to be transmitted (on the txir pin) is modulated. this modulated signal drives the ir transceiver module. figure 2-6 shows the encoding of the modulated signal. each bit time is comprised of 16-bit clocks. if the value to be transmitted (as determined by the tx pin) is a logic-low, the txir pin will output a low level for 7-bit clock cycles, a logic high level for 3-bit clock cycles or a minimum of 1.6 s (see parameter ir121 ). the remaining 6-bit clock cycles will be low. if the value to transmit is a logic-high, the txir pin will output a low level for the entire 16-bit clock cycles. figure 2-6: encoding note: the signal on the txir pin does not actually line up in time with the bit value that was transmitted on the tx pin, as shown in figure 2-6 . the tx bit value is shown to represent the value to be transmitted on the txir pin. bitclk tx bit txir 0100 0 1 16 clk 7 clk start bit data bit 0 data bit 1 data bit 2 data bit ... 12 tosc value ? 2007 microchip technology inc. ds22050a-page 13 MCP2140A 2.5.2 decoder (demodulation) the modulated signal (data) from the ir transceiver module (on rxir pin) is demodulated to form the received data (on rx pin). once demodulation of the data byte occurs, the data that is received is transmit- ted by the MCP2140A uart (on the rx pin). figure 2-7 shows the decoding of the modulated signal. each bit time is comprised of 16-bit clocks. if the value to be received is a logic-low, the rxir pin will be a low level for the first 3-bit clock cycles, or a minimum of 1.6 s. the remaining 13-bit clock cycles (or difference up to the 16-bit clock time) will be high. if the value to be received is a logic-high, the rxir pin will be a high level for the entire 16-bit clock cycles. the level on the rx pin will be in the appropriate state for the entire 16 clock cycles. 2.6 ir port baud rate the baud rate for the MCP2140A ir port (the txir and rxir pins) is fixed at the default rate of 9600 baud. the primary device will be informed of this parameter during ndm. the host uart baud rate and the ir port baud rate are the same. figure 2-7: decoding note: the signal on the rx pin does not actually line up in time with the bit value that was received on the rxir pin, as shown in figure 2-7 . the rxir bit value is shown to represent the value to be transmitted on the rx pin. bitclk rx rxir bit value 0100 0 1 1.6 s (up to 3 clk) 13 clk 16 clk 16 clk 16 clk 16 clk 16 clk 16 clk 16 clk start bit data bit 0 data bit 1 data bit 2 data bit ... (clk) rxpd rxpdref MCP2140A ds22050a-page 14 ? 2007 microchip technology inc. 2.7 irda data protocols supported by MCP2140A the MCP2140A supports these required irda standard protocols: ? physical signaling layer (phy) ? link access protocol (irlap) ? link management protocol/information access service (irlmp/ias) the MCP2140A also supports some of the optional protocols for irda standard data. the optional protocols implemented by the MCP2140A are: ?tiny tp ?ircomm figure 2-8 shows the irda data protocol stack and those components implemented by the MCP2140A. figure 2-8: irda data - protocol stacks 2.7.1 ircomm ircomm provides the method to support serial and par- allel port emulation. this is useful for legacy com applications, such as printers and modem devices. the ircomm standard is a syntax that allows the pri- mary device to consider the secondary device a serial device. ircomm allows for emulation of serial or paral- lel (printer) connections of various capabilities. the MCP2140A supports the 9-wire ?cooked? service class of ircomm. other service classes supported by ircomm are shown in figure 2-9 . the irda protocol for printer support is not included in the ircomm 9-wire ?cooked? service class. figure 2-9: ircomm service classes ircomm (1) ir link management - mux (irlmp) ir link access protocol (irlap) optional irda data protocols not supported by the MCP2140A supported by the MCP2140A irtran-p irobex irlan irmc lm-ias tiny transport protocol (tiny tp) synchronous 4 ppm (4 mb/s) synchronous serial ir (1.152 mb/s) asynchronous serial ir (2, 3) (9600 -115200 b/s) note 1: the MCP2140A implements the 9-wire ?cooked? service class serial replicator. 2: the MCP2140A is fixed at 9600 baud 3: an optical transceiver is required. ircomm services uncooked services cooked services parallel serial irlpt 3-wire raw parallel centronics ieee 1284 serial 3-wire cooked 9-wire cooked supported by MCP2140A 3-wire raw ? 2007 microchip technology inc. ds22050a-page 15 MCP2140A 2.8 minimizing power during ir communication between a primary device and the MCP2140A, the MCP2140A is in an opera- tional mode. in this mode, the MCP2140A consumes the operational current ( parameter d010a ). for many applications, the time that ir communication is occurring is a small percentage of the applications operational time. the ability for the ir controller to be in a low power mode during this time will save on the applications power consumption. the MCP2140A will automatically enter a low power mode once ir activity has stopped and will return to operational mode once ir activity is detected on the rxpd and rxpdref pins. the phact pin indicates if the protocol handler is active or inactive (low power mode). another way to minimize system power is to use an i/o pin of the host controller to enable power to the ir circuity 2.8.1 automatic low power mode the automatic low power mode allows the system to achieve the lowest possible operating current. when the ir link has been ?closed?, the protocol handler state machine returns to the normal disconnect mode (ndm). during ndm, if no ir activity occurs for about 10 seconds, the device is disabled and enters into low power mode. in this mode, the device oscillator is shut down and the phact pin will be low ( parameter d010b ). table 2-3 shows the MCP2140A current. these are specified in parameter d010a and parameter d010b . table 2-3: device maximum operating current 2.8.2 returning to device operation the device will exit the low power mode when the rxpd pin voltage crosses the repdref pin reference voltage. a device reset will also cause the MCP2140A to exit low power mode. after device initialization, if no ir activity occurs for about 10 seconds, the device returns to the low power mode. 2.9 phact signal the phact signal indicates that the mcp2140 proto- col handler is active. this output pin is an open collector, so when interfacing to the host controller, a pull-up resistor is required. mode current comment phact = h 407 a ir communications is occurring (or waiting for timeout). phact = l 23 a no ir communications. note: additional system current is from the receiver/transmitter and the rxpdref voltage reference circuitry. note: for proper operation, the device oscillator must be within oscill ator specification in the time frame specified in parameter ir140 . MCP2140A ds22050a-page 16 ? 2007 microchip technology inc. 2.10 buffers and throughput the ir data rate of the MCP2140A is fixed at 9.6 kbaud. the actual throughput will be less due to several factors. many sign ificant factors are under the control of the developer. o ne factor beyond the control of the designer is the ov erhead associated with the irda standard. depending on the application, throughput may be an issue in one or both directions. 2.10.1 throughput throughput is dependant on th e direction that the data is streaming and the charac teristics of the primary device and secondary device. streaming throughput from the secondary device may be different with different primary devices. also streaming throughput from the secondary device may be different than streaming throughput to the secondary device, with the same primary device. throughput examples are shown in table 2-4 . these examples are based on actual observed data communications. figure 2-11 shows an example communications sequence between a primary device and a secondary device (MCP2140A). in this example after the ?primary device sends open link frame?, the time for the secondary devices response is fixed by the operation of the MCP2140A. after the ?primary device decodes secondary device respons e? the ?primary device responds to secondary device?. throughput may be improved if the application program can be written so that the primary device resp onse as fast as possible. also when the ?secondary device sends data?, the frame should have the maximum number of data bytes. figure 2-12 shows the screen-capture of a host controller (and MCP2140A) streaming (transmitting) 250 bytes to a primary device (pic24 + irda standard stack library). figure 2-13 shows the screen-capture of a MCP2140A (and host controller) receiving 250 streamed bytes from a primary device (pic24 + irda standard stack library). figure 2-14 shows a second screen-capture of a host controller (and MCP2140A) streaming (transmitting) 250 bytes to a primary device (notebook pc with ir port). table 2-4: throughput examples - 250 bytes (3) figure 2-10: host uart receive buffer and cts waveform note: irda throughput is based on many factors associated with char acteristics of the primary and secondary devices. these characteristics may cause your through- put to be more or less than is shown in table 2-4 . primary device secondary device data streaming direction 250 byte transmit time (ms) (1) effective baud rate (2) comment pc (6) MCP2140A (5) s -> p 354 7062 figure 2-14 note 7 mcp2140 s -> p 650 (7) 3692 pic irda standard stack (4) MCP2140A (5) s -> p 337 7418 figure 2-12 pic irda standard stack (4) MCP2140A (5) p -> s 549 4553 figure 2-13 pda (hp ipaq hx2495b) MCP2140A (5) s -> p 332 7530 figure 2-15 note 1: measured from figure. (see comment) 2: interpolated from figure. (see comment) 3: 10 bits transferred for each byte. 4: using the pic24 explorer 16 developm ent board with ir transceiver board 5: using the mcp215x/40 data logger demo board and board firmware v1.4 6: ibm 600x thinkpad (notebook computer) running windows xp professional (sp1) 7: mcp2140 data sheet, ds21790, table 2-4, mcp2140 transmitted 240 bytes in this transmit time. cts receive buffer empty MCP2140A can receive data receive buffer has 59 bytes, receive buffer receive buffer empty MCP2140A can receive data ir data packet transmitted full (60 bytes) cts pin driven high ir data packet starts transmission ? 2007 microchip technology inc. ds22050a-page 17 MCP2140A figure 2-11: example ir communication sequence figure 2-12: host controller transmission (s p) of a 250 byte packet (to pic irda standard stack) secondary device decodes open link frame primary device sends open link frame secondary device responds to open link frame primary device decodes secondary device response primary device responds to secondary device secondary device decodes primary devices reponse primary device decodes received data primary device responds to secondary device secondary device sends data secondary device decodes primary devices reponse primary device decodes received data primary device responds to secondary device secondary device sends data MCP2140A ds22050a-page 18 ? 2007 microchip technology inc. figure 2-13: host controller reception (p s) of a 250 byte packet (from pic irda standard stack) ? 2007 microchip technology inc. ds22050a-page 19 MCP2140A figure 2-14: host controller transmission (s p) of a 250 byte packet (to pc with irda port) MCP2140A ds22050a-page 20 ? 2007 microchip technology inc. figure 2-15: host controller transmission (s p) of a 250 byte packet (to pda hp ipaq h2495b) ? 2007 microchip technology inc. ds22050a-page 21 MCP2140A 2.10.2 improving throughput actual maximum throughput is dependent on several factors, including: ? characteristics of the primary device ? characteristics of the MCP2140A ? irda standard protocol overhead ? direction of data transmitted 2.10.2.1 characteristics of the primary device and the MCP2140A while the characteristics of the MCP2140A are fixed, the characteristics of the primary device may be made better, or worse, depending on the implementation of the primary device?s application program. irda standard protocol overhead limits the maximum throughput to much less then the 9600 baud bit rate. 2.10.2.2 irda standard protocol overhead the irda standard specifies how the data is passed between the primary device and secondary device. in ircomm, an additional 8 bytes are used by the protocol for each packet transfer. in the ircomm 9-wire ?cooked? service class, 4 bytes of the 64 byte payload are overhead bytes. that leaves a maximum of 60 bytes that can be tr ansferred per ?frame?. the most significant factor in data throughput is how well the data frames are filled. if only 1 byte is sent at a time, the throughput overhead of the ircomm protocol is 89% (see table 2-1 ). the best way to maximize throughput is to align the amounts of data with the receive buffer (ir and host uart) packet size of the MCP2140A. table 2-1: ircomm overhead % 2.10.2.3 direction of data transmitted due to the different characteristics of the primary device and the secondary device, the data throughput between two devices may be substantially different depending on the direction the data is being trans- ferred. this is shown in table 2-4 . MCP2140A to primary device one of the factors to improve throughput is to ensure the host controller keeps the MCP2140A uart receive buffer full (60 bytes) to maximize the data bytes sent per ir frame. figure 2-10 shows the cts waveform, what the state of the buffers can be and the operation of the host uart and ir interfaces. a second is to minimize the turn around response time from the primary device, if possible. primary device to MCP2140A in this case, ensure that the host controller can receive data as fast as possible from the MCP2140A without requiring to force the rts high and delay the data from being received by the host controller. 2.10.2.4 from the primary device the MCP2140A uses a fixed ir receiver data block size of 64 bytes. the minimum size frame the primary device can respond with is 6 bytes. 2.10.2.5 from the MCP2140A the MCP2140A uses a fixed host uart receiver data block size of 60 bytes. 2.11 turnaround latency an ir link can be compared to a one-wire data connec- tion. the ir transceiver can transmit or receive, but not both at the same time. a delay of one bit time is recommended between the time a byte is received and another byte is transmitted. 2.12 device id the MCP2140A has a fixed device id. this device id is ?MCP2140A xx?, with the xx indicating the silicon revision of the device. MCP2140A data packet size (bytes) ircomm overhead (bytes) ircomm overhead % (1) comment ir receive 60 8 12 % note 2 1889% host uart receive 60 8 12 % note 3, note 4 1889% note 1: overhead % = overhead/(overhead + data). 2: the maximum number of data bytes in the ir receive frame. 3: the maximum number of bytes of the host uart receive buffer. 4: the cts signal is driven high after the 59 byte. MCP2140A ds22050a-page 22 ? 2007 microchip technology inc. 2.13 optical interface the MCP2140A requires an infrared transceiver for the optical interface. this tran sceiver can be a single-chip solution (integrated) or be implemented with discrete devices. the MCP2140A was designed to interface to a integrated optical transceiver, although it can interface to a discrete solution as long as the MCP2140A specifications are meet. the mcp2140 required a wave shaping circuit to inter- face to typical integrated optical transceivers. an example circuit is shown in the user guides of the mcp2140 demo and evaluation boards. this circuit is shown in figure 2-16 . this circuit in verts the optical transceivers rxd signal. the MCP2140A requires that the rxd signal is not inverted. figure 2-17 shows how the microchip example wave shaping circuit can be modified with simple component replacement to support the MCP2140A. figure 2-19 shows the rxd signal characteristics before and after the modified wave shaping circuit ( figure 2-17 ). table 2-2 shows the schematic symbols for the example mcp2140 wave shaping circuit, and the component changes required to make the pcb layout compatible with the MCP2140A. the layout is not required to be changed since the bat54 is a schottky diode in a sot-23-3 package with the desired pin connections, the capacitor footprint can easily be replaced by a resistor (0 ), and the r16 resistor can be removed since it is not involved with the circuit. figure 2-18 shows a simple ?blu e wire? modification that can be done. table 2-2: example mcp2140 wave shaping circuit to MCP2140A component changes table 2-4 shows a list of common manufacturers of integrated optical transceivers. figure 2-16: mcp2140 wave shaping circuit for integrated optical transceiver figure 2-17: MCP2140A modifications of mcp2140 wave shaping circuit component symbol mcp2140 device (value) MCP2140A device (value) c19 capacitor (47pf) resistor (0 ) (1) r11 ? ? r13 ? ? r16 resistor (100 ) ? r20 resistor (4.7 k ) resistor (4.7 k ) (1) q1 (sot-23-3) pnp transistor (mmun2111lt1) schottky diode (bat54) (1) note 1: this device is changed from mcp2140 wave shaping circuit implementation. r13 rxpd ( mcp2140 c19 q1 47 pf mmun2111lt1 +5v rxpdref ( mcp2140 pin 1) 10 k r14 10 k r15 r20 4.7 k +5v 100 r16 r11 pin 18) rxd optional optional 1 3 2 r13 rxpd ( MCP2140A c19 q1 0 bat54 +5v rxpdref ( MCP2140A pin 1) 10 k r14 10 k r15 r20 4.7 k +5v r16 (open) r11 pin 18) rxd optional optional 1 3 schottky diode ? 2007 microchip technology inc. ds22050a-page 23 MCP2140A figure 2-18: MCP2140A ?blue wire? mo difications of mcp2140 wave shaping circuit figure 2-19: MCP2140A modifications of mcp2140 wave shaping circuit r13 rxpd ( MCP2140A c19 q1 +5v rxpdref ( MCP2140A pin 1) 10 k r14 10 k r15 r20 4.7 k +5v r16 (open) r11 pin 18) rxd optional optional ?blue wire? MCP2140A ds22050a-page 24 ? 2007 microchip technology inc. 2.14 migrating from the mcp2140 to the MCP2140A this section shows you in the major differences between the mcp2140 and the MCP2140A. your appli- cation may have other sensit ivities and a complete sys- tem validation should be done. table 2-3 shows the differences and enhancements of the MCP2140A in comparison to the mcp2140. table 2-3: difference between mcp2140 and MCP2140A 2.15 the pic irda standard stack library and the MCP2140A the MCP2140A is compatible with the pic irda standard stack library routines for 16-bit pic micro- controllers. the application must use the client library routines for the ircomm 9-wire cooked protocol (for primary device operation). 2.16 references the irda standards organization information can be found at: http://www.irda.org some common manufacturer s of optical transceivers are shown in table 2-4 . table 2-4: common optical transceiver manufacturers feature mcp2140 MCP2140A voltage range 3.0v - 5.5v 2.0v - 5.5v frequency of operation (mhz) 7.3728 3.6864 uart operation half duplex full duplex uart receiver buffer size (bytes) (max.) 29 60 (2) uart transmit buffer size (bytes) (max.) 29 60 ir receiver frame payload size (bytes) (max.) 64 (3) 64 (3) ir transmit frame payload size (bytes) (max.) 64 (3) 64 (3) max i dd (ua) at min. v dd . phact = h 2200 407 phact = l 60 23 integrated optical transceivers rxd wave shaping circuit required not required (1) optical transceiver rxpd bit signal polarity high to low or low to high high to low only note 1: the external wave shaping circuit is not required. for applications replacing the mcp2140, components of the circuit can be replaced to effectively remove the waveshaping circuit. see section 2.13 ?optical interface? . 2: the MCP2140A will drive the cts signal active after the uart receive buffer has 59 bytes. the receive buffer supports the reception of a 60th byte for systems that have 0 delay between uart data bytes. 3: includes 4 bytes overhead for 9-wire ?cooked? protocol. this means that there are a maximum of 60 data bytes per frame. company company web site address sharp ? www.sharpsma.com infineon ? www.infineon.com agilent ? www.agilent.com vishay ? /temic www.vishay.com rohm www.rohm.com ? 2007 microchip technology inc. ds22050a-page 25 MCP2140A 3.0 development tools the MCP2140A currently has three demo/develop- ment boards that can be used to demonstrate or evaluate the MCP2140A. these boards are: ? mcp215x/40 data logger demo board ? mcp215x/40 developers daughter board ? mcp2140 wireless temperature sensor demo board these boards have not been tested with the MCP2140A, but the supplied device can easily be replaced with the MCP2140A. the waveshaping circuit of the mcp2140 will need to be modified. see section 2.13 ?optical interface? for additional infor- mation on modifing the mcp2140 wave shaping circuit. please check with the micr ochip technology inc. web site (www.microchip.com) for additional boards and technical information. 3.1 mcp215x/40 data logger demo board part number: mcp215xdm devices supported: mcp2150, mcp2155, mcp2140, and MCP2140A the mcp215x irda data logger demo board demonstrates the mcp2150 (or mcp2155) irda standard protocol stack controller device in a real world application. the syst em designer can use this design as an example of how to integrate an irda standard port in their embedded system. figure 3-1: mcp215x/40 data logger demo board features: ? demonstrates the mcp2150 irda protocol controller in a data logging application ? communicates directly to a laptop computer, palm or pocket pc pda ? primary device application programs are provided to demonstrate operation (for pc, palm os, pocket pc) ? f/w routines transmit data to a primary device (i.e., laptop, pda) ? lcd display indicates system state ? reprogrammable pic16f877 with icsp? (in-circuit serial programming?) interface and icd header ? interface header allows board to be interfaced to a prototype system application ? header allows other optical transceiver circuits to be interfaced to the mcp215x device ? operates on 9v dc input or a 9v battery MCP2140A ds22050a-page 26 ? 2007 microchip technology inc. 3.2 mcp215x/40 developer's daughter board part number: mcp215x/40ev-db devices supported: mcp2150, mcp2155, mcp2140, and MCP2140A the mcp215x/40 developer?s daughter board is used to evaluate and demonstrate the mcp2150, mcp2155 or the mcp2140 irda? stand ard protocol handler with encoder/decoder devices. headers allow the mcp215x/40 developer?s daughter board to be easily jumpered into systems for develop- ment purposes. the mcp215x/40 developer?s daughter board is designed to interface to several of the ?new? low-cost picmicro? demo boards. these include the pic- dem? hpc explorer demo board, the picdem? fs usb demo board, and the picdem? lcd demo board. when the mcp215x/40 developer?s daughter board is used in conjunction with the picdem? hpc explorer demo board, the mcp215x or mcp2140 can be connected to either of th e pic18f8772's two uarts or the rx and tx signals can be ?crossed? so the mcp215x or mcp2140 device can communicate directly out the picdem? hpc explorer demo board's uart (db-9). figure 3-2: mcp215x/40 developers daughter board features: ? 18-pin socket for installation of mcp2150, mcp2155, or mcp2140 ? three optical transceiver circuits (1 installed) ? mcp2140 optical transceiver waveshaping circuit ? headers to interface to low cost picdem demo boards, including: - picdem? hpc explorer demo board - picdem? lcd demo board - picdem? fs usb demo board - picdem? 2 plus demo board ? headers to easily connect to the user?s embedded system ? jumpers to select circuit connections between mcp2150, mcp2155, and mcp2140 ? jumpers to select routing of mcp215x/40 signals to the picdem? demo board headers ? jumpers to configure t he operating mode of the board ? 2007 microchip technology inc. ds22050a-page 27 MCP2140A 3.3 mcp2140 irda wireless temperature sensor demo board part number: mcp2140dm-tmpsns devices supported: mcp2140 and MCP2140A the mcp2140 irda standards wireless temp sensor demo board demonstrates the mcp2140 device in a real world application. the system designer can use this design as an example of how to integrate an irda standard port in their system. figure 3-3: mcp2140 irda wireless temperature sensor demo board features: ? demonstrates the mcp2140 irda protocol controller in a data logging application ? communicates directly to a laptop computer, palm or pocket pc pda ? primary device application programs are provided to demonstrate operation (for pc, palm os, pocket pc) ? demonstrates the mcp2140 irda protocol controller in a data logging application ? f/w routines transmit tc1047a temperature and other data to a primary device (i.e., laptop, pda) ? reprogrammable pic18f1320 with icsp? (in-circuit serial programming?) interface and icd header ? operates on 3 aaa alkaline batteries MCP2140A ds22050a-page 28 ? 2007 microchip technology inc. notes: ? 2007 microchip technology inc. ds22050a-page 29 MCP2140A 4.0 electrical characteristics absolute maximum ratings? ambient temperature under bias ................................................................................................. .......... ?40c to +125c storage temperature ............................................................................................................ .............. ... ?65c to +150c voltage on v dd with respect to v ss ........................................................................................................... -0.3v to +6.5v voltage on reset with respect to v ss ...................................................................................................... -0.3v to +14v voltage on all other pins with respect to v ss ................................................................................. ?0.3v to (v dd + 0.3v) total power dissipation (1) ............................................................................................................................... ....800 mw max. current out of v ss pin ........................................................................................................................... .......300 ma max. current into v dd pin ........................................................................................................................... ..........250 ma input clamp current, i ik (vi < 0 or vi > v dd ) ............................................................... .................................................... 20 ma output clamp current, i ok (v0 < 0 or v0 > v dd ) ............................................................... .............................................. 20 ma max. output current sunk by any output pin.......... ........................................................................... .....................25 ma max. output current sourced by any output pin.................................................................................. ...................25 ma note 1: power dissipation is calculated as follows: p dis = v dd x {i dd - i oh } + {(v dd -v oh ) x i oh } + (v ol x i ol ) ? notice: stresses above those listed under ?maximum ratings? may cause permanent damage to the device. this is a stress rating only and functional operation of the device at those or any other condit ions above those indicated in the operational listings of this specificat ion is not implied. exposure to maxi mum rating conditions for extended periods may affect device reliability. note: voltage spikes below v ss at the reset pin, inducing currents greater than 80 ma, may cause latch-up. thus, a series resistor of 50 - 100 should be used when applying a ?low? level to the reset pin rather than pulling this pin directly to v ss . . MCP2140A ds22050a-page 30 ? 2007 microchip technology inc. figure 4-1: voltage-fr equency graph, -40 c t a +85 c 6.0 2.5 4.0 3.0 0 3.5 4.5 5.5 410 frequency (mhz) v dd 20 (volts) 81216 3.6864 5.0 2.0 ? 2007 microchip technology inc. ds22050a-page 31 MCP2140A 4.1 dc characteristics dc specifications electrical characteristics: standard operating conditions (unless otherwise specified) operating temperature: -40 c t a +85 c (industrial) param. no. sym characteristic min typ (1) max units conditions d001 v dd supply voltage 2.0 ? 5.5 v see figure 4-1 d002 v dr ram data retention voltage (2) 2.0 ? ? v device osc illator/clock stopped d003 v por v dd start voltage to ensure power-on reset ?v ss ?v d004 sv dd v dd rise rate to ensure power-on reset 0.05 ? ? v/ms d010a i dd supply current (3, 4) ??23av dd = 2.0v, phact = h d010b ? ? 38 a v dd = 3.0v, phact = h d010c ? ? 71 a v dd = 5.0v, phact = h d010d ? ? 350 a v dd = 2.0v, phact = l d010e ? ? 600 a v dd = 3.0v, phact = l d010f ? ? 995 a v dd = 5.0v, phact = l note 1: data in the typical (?typ?) column is based on characterization results at 25 c. this data is for design guidance only and is not tested. 2: this is the limit to which v dd can be lowered without losing ram data. 3: when the device is in ir communication (phact pin is high), supply current is mainly a function of the operating voltage and frequency. pin loading, pin rate and temperature have an impact on the current con- sumption.the test conditions for all i dd measurements are made when device is: osc1 = external square wave, from rail-to-rail; all input pins pulled to v ss , rxir = v dd , reset = v dd ; 4: when the device is in low power mode (phact pin is low), current is measured with all input pins tied to v dd or v ss and the output pins driving a high or low level into infinite impedance. MCP2140A ds22050a-page 32 ? 2007 microchip technology inc. 4.1 dc characteristics (continued) dc specifications electrical char acteristics: standard operating conditions (unless otherwise specified) operating temperature: -40c t a +85c (industrial) operating voltage v dd range as described in dc spec section 4.1 ?dc characteristics? . param no. sym characteristic min typ max units conditions input low voltage v il input pins d030 tx, ri, dtr, rts, and cd v ss ? 0.8v v 4.5v v dd 5.5v d030a v ss ?0.15v dd v otherwise d032 reset v ss ?0.2v dd v d033 osc1 v ss ?0.6 v input high voltage v ih input pins ? d040 tx, ri, dtr, rts, and cd 0.8 v dd ?v dd v d042 reset 0.8 v dd ?v dd v d043 osc1 1.3 ? v dd v input leakage current (notes 1, 2) d060 i il tx, ri, dtr, rts, and cd ? ? 1 a v ss v pin v dd , pin at high-impedance. d061 reset ??5av ss v pin v dd d063 osc1 ? ? 5 a v ss v pin v dd output low voltage d080 v ol txir, rx, dsr, and cts pins ? ? 0.6 v i ol = 8.5 ma, v dd = 4.5v output high voltage (note 2) d090 v oh txir, rx, dsr, and cts pins v dd - 0.7 ? ? v i oh = -3.0 ma, v dd = 4.5v capacitive loading specs on output pins d100 c osc 2 osc2 pin ? ? 15 pf when external clock is used to drive osc1. d101 c io all input or output pins ? ? 50 pf note 1: the leakage curr ent on the reset pin is strongly dependent on the app lied voltage level. the specified levels represent normal operating conditions. higher le akage current may be measured at different input voltages. 2: negative current is defined as coming out of the pin. ? 2007 microchip technology inc. ds22050a-page 33 MCP2140A 4.2 timing parameter symbology and load conditions the timing parameter symbols have been created following one of the following formats: 4.2.1 timing conditions the temperature and voltages specified in ta b l e 4 - 2 apply to all timing specifications, unless otherwise noted. figure 4-2 specifies the load conditions for the timing specifications. table 4-1: symbology table 4-2: ac temperature and voltage specifications figure 4-2: load cond itions for device timing specifications 1. tpps2pps 2. tpps t f frequency t time e error lowercase letters (pp) and their meanings: pp io input or output pin osc oscillator rx receive tx transmit bitclk rx/tx bitclk rst reset drt device reset timer uppercase letters and their meanings: s f fall p period h high r rise i invalid (high-impedance) v valid l low z high-impedance ac specifications electrical characteristics: standard operating conditions (unless otherwise stated): operating temperature: -40 c t a +85 c (industrial) operating voltage v dd range as described in dc spec section 4.1 ?dc characteristics? . pin v ss c l c l = 50 pf for all pins except osc2 15 pf for osc2 when external clock is used to drive osc1 MCP2140A ds22050a-page 34 ? 2007 microchip technology inc. 4.3 timing diagrams and specifications figure 4-3: external clock timing table 4-3: external clock timing requirements ac specifications electrical characteristics: standard operating conditions (unless otherwise specified): operating temperature: -40 c t a +85 c (industrial) operating voltage v dd range is described in section 4.1 ?dc characteristics? param. no. sym characteristic min typ (1) max units conditions 1t osc external clkin period (3 , 4 ) 271.3 271.3 ? ? 271.3 ? ns ns device operation low power mode (phact drives low) oscillator period (3) 271.3 ? 271.3 ns 1a f osc external clkin frequency (3 , 4 ) 3.6864 3.6864 3.6864 mhz oscillator frequency (3) 3.6864 ? 3.6864 mhz 1b f err error in frequency ? ? 0.01 % 1c e clk external clock error ? ? 0.01 % 3tosh, to s l clock in (osc1) high or low time 100 (2) ??ns 4tosr, to s f external clock in (osc1) rise or fall time ? ? 85 (2) ns note 1: data in the typical (?typ?) column is at 5v, 25 c unless otherwise stated. these parameters are for design guidance only and are not tested. 2: these parameters are for design guidance only and are not tested. 3: all specified values are based on oscillator charac terization data under standard operating conditions. exceeding these specified limits may result in unstable oscillator operation and/ or higher than expected current consumption. when an external clock input is used, the ?max? cycle time limit is ?dc? (no clock) for all devices. 4: a duty cycle of no more than 60% (hi gh time/low time or low time/high time) is recommended for external clock inputs. osc1 q4 q1 q2 q3 q4 q1 1 33 44 2 ? 2007 microchip technology inc. ds22050a-page 35 MCP2140A figure 4-4: reset and device reset timing table 4-4: reset and device reset requirements ac specifications electrical characteristics: standard operating conditions (unless otherwise specified): operating temperature: -40 c t a +85 c (industrial) operating voltage v dd range is described in section 4.1 ?dc characteristics? param. no. sym characteristic min typ (1) max units conditions 30 t rst l reset pulse width (low) 2000 ? ? ns v dd = 5.0v 32 t ost oscillator start-up timer period 1024 ? 1024 t osc 33 t pwrt power up timer period 28 (2) 72 132 (2) ms v dd = 5.0v 34 t ioz output high-impedance from reset low or device reset ? ? 2.0 (2) s note 1: data in the typical (?typ?) column is at 5v, +25 c unless otherwise stated. 2: these parameters are for design guidance only and are not tested. v dd reset reset detected pwrt timeout osc timeout internal reset 33 32 30 34 output pin 34 MCP2140A ds22050a-page 36 ? 2007 microchip technology inc. figure 4-5: uart asynchronous transmission waveform table 4-5: uart asynchronous transmission requirements ac specifications electrical characteristics: standard operating conditions (unless otherwise specified): operating temperature: -40 c t a +85 c (industrial) operating voltage v dd range is described in section 4.1 ?dc characteristics? param. no. sym characteristic min typ max units conditions ir100 t txbit transmit baud rate 384 ? 384 t osc ir101 e txbit transmit (tx pin) baud rate error (into MCP2140A) ??2% ir102 e txirbit transmit (txir pin) baud rate error (out of MCP2140A) (1) ??1% note 1: this error is not additive to ir101 parameter. note: refer to figure 4-2 for load conditions. ir103 tx pin ir100 ir103 ir100 ir100 ir100 start bit data bit data bit data bit ? 2007 microchip technology inc. ds22050a-page 37 MCP2140A figure 4-6: uart asynchronous receive timing table 4-6: uart asynchronous receive requirements ac specifications electrical characteristics: standard operating conditions (unless otherwise specified): operating temper ature: -40c t a +85c (industrial) operating voltage v dd range is described in section 4.1 ?dc characteristics? param. no. sym characteristic min typ max units conditions ir110 t rxbit receive baud rate 384 ? 384 t osc ir111 e rxbit receive (rxpd and rxpdref pin detection) baud rate error (into MCP2140A) ??1% ir112 e rxbit receive (rx pin) baud rate error (out of MCP2140A) (1) ??1% note 1: this error is not additive to the ir111 parameter. note: refer to figure 4-2 for load conditions. ir113 rx pin ir113 ir110 ir110 ir110 start bit data bit data bit data bit ir110 MCP2140A ds22050a-page 38 ? 2007 microchip technology inc. figure 4-7: txir waveforms table 4-7: txir requirements ac specifications electrical characteristics: standard operating conditions (unless otherwise specified): operating temperature: -40 c t a +85 c (industrial) operating voltage v dd range is described in section 4.1 ?dc characteristics? param. no. sym characteristic min typ max units conditions ir100a t txirbit transmit baud rate 384 ? 384 t osc baud = 9600 ir121 t txir pw txir pulse width 12 ? 12 t osc ir122 t txir p txir bit period (1) ?16?t bitclk note 1: t bitclk = t txbit /16. bitclk txir 0100 0 1 ir100a ir121 start bit data bit 7 data bit 6 data bit 5 data bit ... ir122 ir122 ir122 ir122 ir122 ir122 ? 2007 microchip technology inc. ds22050a-page 39 MCP2140A figure 4-8: rxpd/rxpdref waveforms table 4-8: rxpd/rxpdref requirements ac specifications electrical characteristics: standard operating conditions (unless otherwise specified): operating temperature: -40 c t a +85 c (industrial) operating voltage v dd range is described in section 4.1 ?dc characteristics? param. no. sym characteristic min typ max units conditions ir110a t rxpdbit receive baud rate 384 ? 384 t osc baud = 9600 ir132 t rxpd p rxpd/rxpdref bit period (1) ?8?t bitclk ird06 0 v rxpd d quiescent delta voltage between rxpd and rxpdref 20 ? ? mv ird06 1 v rxpd e ir pulse detect delta voltage (rxpd to rxpdref) 30 ? ? mv rxpd signal must cross rxpdref signal level ir133 t resp response time (2) ? ? 600 * ns * these parameters characterized but not tested. note 1: t bitclk = t rxbit /16. 2: response time measured with rxpdref at (v dd - 1.5v)/2, while rxpd transitions from v ss to v dd . bitclk rxpd 0100 0 1 ir131a ir110a ir132 ir132 ir132 ir132 ir132 ir132 start bit data bit 7 data bit 6 data bit 5 data bit ... start bit data bit 7 data bit 6 data bit 5 data bit ... rxpdref rxpd rxpdref ird160 ird161 MCP2140A ds22050a-page 40 ? 2007 microchip technology inc. figure 4-9: low power waveform table 4-9: low power requirements ac specifications electrical characteristics: standard operating conditions (unless otherwise specified): operating temperature: -40 c t a +85 c (industrial) operating voltage v dd range is described in section 4.1 ?dc characteristics? param. no. sym characteristic min typ max units conditions ir140 t rxpd 2 osc rxpd pulse edge to valid device oscillator (1) ??4ms note 1: at 9600 baud, 4 ms is 4 bytes (of the 11 byte repea ted sof character). this allows the MCP2140A to recognize a sof character and properly receive the ir packet. osc1 rxpd ir140 rxpdref ? 2007 microchip technology inc. ds22050a-page 41 MCP2140A 5.0 typical performance curves note: unless otherwise indicated, all limits are specified for v dd = 1v to 5.5v, t a = -40c to +125c. figure 5-1: i dd (phact = h) vs. temperature figure 5-2: i dd (phact = l) vs. temperature note: the graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purpose s only. the performance characteristics listed herein are not tested or guaranteed. in so me graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power suppl y range) and therefore outs ide the warranted range. 200 300 400 500 600 700 800 900 1000 2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5 v dd (volts) i pd (a) 125c 85c 25c 0c -40c 0 5 10 15 20 25 30 22.533.544.555.5 v dd (volts) i pd (a) 125c 85c 25c 0c -40c MCP2140A ds22050a-page 42 ? 2007 microchip technology inc. notes: ? 2007 microchip technology inc. ds22050a-page 43 MCP2140A 6.0 packaging information 6.1 package marking information 18-lead pdip (300 mil) example: 18-lead soic (300 mil) example: 20-lead ssop (209 mil, 5.30 mm) example: xxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxx xxxxx yywwnnn xxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxx xxxxx yywwnnn xxxxxxxxxxx xxxxxxxxxxx xxx yywwnnn MCP2140A i/ss ^^ xxx 0724256 MCP2140A i/so ^^ xxxxx 0724256 MCP2140A -i/p ^^ xxxxx 0724256 legend: xx...x customer-specific information y year code (last digit of calendar year) yy year code (last 2 digits of calendar year) ww week code (week of january 1 is week ?01?) nnn alphanumeric traceability code pb-free jedec designator for matte tin (sn) * this package is pb-free. the pb-free jedec designator ( ) can be found on the outer packaging for this package. note : in the event the full microchip part nu mber cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information. 3 e 3 e 3 e 3 e 3 e MCP2140A ds22050a-page 44 ? 2007 microchip technology inc. 18-lead plastic dual in-line (p) ? 300 mil body [pdip] notes: 1. pin 1 visual index feature may vary, but must be located within the hatched area. 2. significant characteristic. 3. dimensions d and e1 do not include mold flash or protrusions. mold flash or protrusions shall not exceed .010" per side. 4. dimensioning and tolerancing per asme y14.5m. bsc: basic dimension. theoretically exact value shown without tolerances. note: for the most current package drawings, please see the microchip packaging specification located at http://www.microchip.com/packaging units inches dimension limits min nom max number of pins n 18 pitch e .100 bsc top to seating plane a ? ? .210 molded package thickness a2 .115 .130 .195 base to seating plane a1 .015 ? ? shoulder to shoulder width e .300 .310 .325 molded package width e1 .240 .250 .280 overall length d .880 .900 .920 tip to seating plane l .115 .130 .150 lead thickness c .008 .010 .014 upper lead width b1 .045 .060 .070 lower lead width b .014 .018 .022 overall row spacing eb ? ? .430 note 1 n e1 d 1 2 3 a a1 a2 l e e b c e b1 b microchip technology drawing c04-007b ? 2007 microchip technology inc. ds22050a-page 45 MCP2140A 18-lead plastic small outline (so) ? wide, 7.50 mm body [soic] notes: 1. pin 1 visual index feature may vary, but must be located within the hatched area. 2. significant characteristic. 3. dimensions d and e1 do not include mold flash or protrusions. mold flash or protrusions shall not exceed 0.15 mm per side. 4. dimensioning and tolerancing per asme y14.5m. bsc: basic dimension. theoretically exact value shown without tolerances. ref: reference dimension, usually without tolerance, for information purposes only. note: for the most current package drawings, please see the microchip packaging specification located at http://www.microchip.com/packaging units millimeters dimension limits min nom max number of pins n 18 pitch e 1.27 bsc overall height a ? ? 2.65 molded package thickness a2 2.05 ? ? standoff a1 0.10 ? 0.30 overall width e 10.30 bsc molded package width e1 7.50 bsc overall length d 11.55 bsc chamfer (optional) h 0.25 ? 0.75 foot length l 0.40 ? 1.27 footprint l1 1.40 ref foot angle 0 ? 8 lead thickness c 0.20 ? 0.33 lead width b 0.31 ? 0.51 mold draft angle top 5 ? 15 mold draft angle bottom 5 ? 15 note 1 d n e e1 e b 1 2 3 a a1 a2 l l1 h h c microchip technology drawing c04-051b MCP2140A ds22050a-page 46 ? 2007 microchip technology inc. 20-lead plastic shrink small outline (ss) ? 5.30 mm body [ssop] notes: 1. pin 1 visual index feature may vary, but must be located within the hatched area. 2. dimensions d and e1 do not include mold flash or protrusions. mold flash or protrusions shall not exceed 0.20 mm per side. 3. dimensioning and tolerancing per asme y14.5m. bsc: basic dimension. theoretically exact value shown without tolerances. ref: reference dimension, usually without tolerance, for information purposes only. note: for the most current package drawings, please see the microchip packaging specification located at http://www.microchip.com/packaging units millimeters dimension limits min nom max number of pins n 20 pitch e 0.65 bsc overall height a ? ? 2.00 molded package thickness a2 1.65 1.75 1.85 standoff a1 0.05 ? ? overall width e 7.40 7.80 8.20 molded package width e1 5.00 5.30 5.60 overall length d 6.90 7.20 7.50 foot length l 0.55 0.75 0.95 footprint l1 1.25 ref lead thickness c 0.09 ? 0.25 foot angle 0 4 8 lead width b 0.22 ? 0.38 l l1 a2 c e b a1 a 12 note 1 e1 e d n microchip technology drawing c04-072b ? 2007 microchip technology inc. ds22050a-page 47 MCP2140A appendix a: revision history revision a (june 2007) ? original release of this document appendix b: how devices connect when two devices implementing the irda standard feature establish a con nection using the ircomm protocol, the process is analogous to connecting two devices with serial ports using a cable. this is referred to as a ?point-to-point? co nnection. this connection is limited to half-duplex operation because the ir transceiver cannot transmit and receive at the same time. the purpose of the irda protocols is to allow this half-duplex link to emulate, as much as possible, a full- duplex connection. in general, this is done by dividing the data into ?packets?, or groups of data. these packets can then be sent back and forth, when needed, without risk of collision. the rules of how and when these packets are sent cons titute the irda protocol. the MCP2140A supports elements of this irda standard protocol to communicate with other irda standard compat ible devices. when a wired connection is used, the assumption is made that both sides have the same communications parameters and features. a wired connection has no need to identify the othe r connector because it is assumed that the connectors are properly connected. in the irda standard, a connection process has been defined to identify other irda compatible devices and establish a communication link. there are three steps that these two devices go through to make this connection. they are: ? normal disconnect mode (ndm) ? discovery mode ? normal connect mode (ncm) figure b-1 shows the connection sequence. MCP2140A ds22050a-page 48 ? 2007 microchip technology inc. b.1 normal disconnect mode (ndm) when two irda standard compatible devices come into range, they must first reco gnize each other. the basis of this process is that one device has some task to accomplish and the other device has a resource needed to accomplish this task. one device is referred to as a primary device and the other is referred to as a secondary device. this distinction between primary device and secondary device is important. it is the responsibility of the primary device to provide the mechanism to recognize other devices. so the primary device must first poll for nearby irda standard compatible devices. during this polling, the default baud rate of 9600 baud is used by both devices. for example, if you want to print from an irda equipped laptop to an irda printer, utilizing the irda standard feature, you would first bring your laptop in range of the printer. in this case, the laptop is the one that has something to do and the printer has the resource to do it. the laptop is called the primary device (client) and the printer is the secondary device (server). some data-capable cell phones have irda standard infrared ports. if you used such a cell phone with a personal digital assistant (pda), th e pda that supports the irda standard feature would be the primary device and the cell phone would be the secondary device. when a primary device polls for another device, a nearby secondary device may respond. when a secondary device responds, the two devices are defined to be in the norma l disconnect mode (ndm) state. ndm is established by the primary device broad- casting a packet and waiting for a response. these broadcast packets are numbered. usually 6 or 8 packets are sent. the first packet is number 0, the last packet is usually number 5 or 7. once all the packets are sent, the primary device sends an id packet, which is not numbered. the secondary device wait s for these packets and then responds to one of the packets. the packet responds to determines the ?t imeslot? to be used by the secondary device. for example, if the secondary device responds after packet number 2, then the secondary device will use timeslot 2. if the secondary device responds after packet number 0, then the secondary device will use timeslot 0. this mechanism allows the primary device to recognize as many nearby devices as there ar e timeslots. the primary device will continue to generate timeslots and the secondary device should continue to respond, even if there?s nothing to do. during ndm, the MCP2140A handles all responses to the primary device ( figure b-1 ) without any communication with the host controller. the host con- troller is inhibited by the cts signal of the MCP2140A from sending data to the MCP2140A. note: in the parlance of software development, the primary device is called a client and the secondary device is called a server. note 1: the MCP2140A can only be used to implement a secondary device. 2: the MCP2140A supports a system with only one secondar y device having exclusive use of the irda standard infrared link (known as ?point-to-point? communication). 3: the MCP2140A always responds to packet number 0. this means that the MCP2140A will always use timeslot 0. 4: if another secondary device is nearby, the primary device may fail to recognize the MCP2140A, or the primary device may not recognize either of the devices. ? 2007 microchip technology inc. ds22050a-page 49 MCP2140A b.2 discovery mode discovery mode allows the primary device to determine the capabilities of the MCP2140A (second- ary device). discovery mo de is entered once the MCP2140A (secondary device) has sent an xid response to the primary device and the primary device has completed sending the xids and a broad- cast id. if this sequence is not completed, a primary and secondary device can stay in ndm indefinitely. when the primary device has something to do, it initiates discovery. discovery has two parts. they are: ? link initialization ? resource determination the first step is for the primary and secondary devices to determine, and then adju st to, each other?s hardware capabilities. these capabilities are parameters like: ? data rate ? turn around time ? number of packets without a response ? how long to wait before disconnecting both the primary and secondary devices begin communications at 9600 baud, which is the default baud rate. the primary device sends its parameters and the secondary device responds with its parame- ters. for example, if the primary device supports all data rates up to 115.2 kbaud and the secondary device only supports 9.6 kbaud, the link will be established at 9.6 kbaud. once the hardware parameters are established, the primary device must de termine if the secondary device has the resources it requires. if the primary device has a job to print, then it must know if it?s talking to a printer, not a modem or other device. this determination is made using the information access service (ias). the job of the secondary device is to respond to ias queries made by the primary device. the primary device must ask a series of questions like: ? what is the name of your service? ? what is the address of this service? ? what are the capabilities of this device? when all the primary device?s questions are answered, the primary device can acce ss the service provided by the secondary device. during discovery mode, the MCP2140A handles all responses to the primary device (see figure b-1 ) with- out any communication with the host controller. the host controller is inhibited by the cts signal of the MCP2140A from sending data to the MCP2140A. b.3 normal connect mode (ncm) once discovery has been completed, the primary device and secondary device can freely exchange data. the MCP2140A uses a hardware handshake to stop the local serial port from sending data when the MCP2140A host uart receiving buffer is full. both the primary device and the MCP2140A (second- ary device) check to make sure that data packets are received by the other without errors. even when data is required to be sent, the primary and secondary devices will still exchange packets to ensure that the connection hasn?t, unexpec tedly, been dropped. when the primary device has finish ed, it then transmits the close link command to the MCP2140A (secondary device). the MCP2140A will confirm the ?close link? command and both the primary device and the MCP2140A (secondary device) will revert to the ndm state. it is the responsibility of the host controller program to understand the meaning of the data received and how the program should respond to it. it?s just as if the data were being received by the host controller from a uart. 6.1.0.1 primary device notification the MCP2140A identifies itself to the primary device as a modem. however, the MCP2140A is not a modem, and the non- data circuits are not handled in a modem fashion. note: the MCP2140A is limited to a data rate of 9.6 kbaud. note: data loss will result if this hardware handshake is not observed. note: if the ncm mode is unexpectedly terminated for any reason (including the primary device not issuing a close link command), the MCP2140A will revert to the ndm state after a time delay (after the last frame has been received). note: the MCP2140A identifies itself as a modem to ensure that it is identified as a serial device with a limited amount of memory. MCP2140A ds22050a-page 50 ? 2007 microchip technology inc. figure b-1: high level mc p2140a connection sequence normal disconne ct mode (ndm) send xid commands (timeslots n, n+1, ...) no response xid response in timeslot y, finish sending xids (max timeslots - y frames) broadcast id no response to these xids claiming this timeslot, ( MCP2140A no response to broadcast id primary device MCP2140A discovery normal response mode (nrm) send snrm command (w/ parameters and connection address) open channel for ias queries send ias queries open channel for data send data or status shutdown link ua response with parameters using connect address confirm channel open for ias provide ias responses confirm channel open for data send data or status confirm shutdown (back to ndm state) (approximately 70 ms between xid commands) send data or status send data or status ( MCP2140A dsr pin driven low) (secondary device) always claims timeslot 0) no ir activity (for 10 seconds) phact pin driven low phact pin driven high no ir activity (for 10 seconds) phact pin driven low ? 2007 microchip technology inc. ds22050a-page 51 MCP2140A appendix c: network layering reference model figure c-1 shows the iso network layering reference model. the shaded areas are implemented by the MCP2140A, while the cross-hatched area is implemented by an infrared transceiver. the unshaded areas should be implemented by the host controller. figure c-1: iso reference layer model osi reference layers application presentation session transport network data link layer llc (logical link control) acceptance filtering overload notification recovery management mac (medium access control) data encapsulation/decapsulation frame coding (stuffing, destuffing) medium access management error detection error signalling acknowledgment serialization/deserialization physical layer pls (physical signalling) bit encoding/decoding bit timing synchronization pma (physical medium attachment) driver/receiver characteristics mdi (medium dependent interface) connectors fault confinement (mac-lme) bus failure management (pls-lme) supervisor regions implemented by the MCP2140A has to be implemented in host controller firmware regions implemented by the optical transceiver logic (such as a pic ? microcontroller MCP2140A ds22050a-page 52 ? 2007 microchip technology inc. the irda standard specifies the following protocols: ? physical signaling layer (phy) ? link access protocol (irlap) ? link management protocol/information access service (irlmp/ias) the irda data lists optional protocols. they are: ?tiny tp ? irtran-p ? irobex ?irlan ?ircomm ? irmc ?irda lite figure c-2 shows the irda data protocol stack and which components are implemented by the MCP2140A. figure c-2: irda data - protocol stacks c.1 irda standard data protocols supported by MCP2140A the MCP2140A supports these required irda standard protocols: ? physical signaling layer (phy) ? link access protocol (irlap) ? link management protocol/information access service (irlmp/ias) the MCP2140A also supports some of the optional protocols for irda data. the optional protocols that the MCP2140A implements are: ?tiny tp ?ircomm c.1.1 physical signal layer (phy) the MCP2140A provides the following physical signal layer specification support: ? bidirectional communication ? data packets are protected by a crc - 16-bit crc for speeds up to 115.2 kbaud ? data communication rate - 9600 baud minimum data rate (with primary speed/cost steps of 115.2 kbaud the following physical layer specification is dependant on the optical tran sceiver logic used in the application. the specification states: ? communication range, which sets the end user expectation for discovery, recognition and performance - continuous operation from contact to at least 1 meter (typically 2 meters can be reached) - a low power specification reduces the objective for operation from contact to at least 20 cm (low power and low power) or 30 cm (low power and standard power) ircomm (1) ir link management - mux (irlmp) ir link access protocol (irlap) optional irda data protocols not supported by the MCP2140A supported by the MCP2140A irtran-p irobex irlan irmc lm-ias tiny transport protocol (tiny tp) synchronous 4 ppm (4 mb/s) synchronous serial ir (1.152 mb/s) asynchronous serial ir (2, 3) (9600 -115200 b/s) note 1: the MCP2140A implements the 9-wire ?cooked? service class serial replicator. 2: the MCP2140A is fixed at 9600 baud. 3: an optical transceiver is required. note: MCP2140A supports 9600 baud only. note: MCP2140A supports 9600 baud only. ? 2007 microchip technology inc. ds22050a-page 53 MCP2140A c.1.2 irlap the irlap protocol provides: ? management of communication processes on the link between devices ? a device-to-device connection for the reliable, ordered transfer of data ? device discover procedures ? hidden node handling. 115.2 kbaud figure c-3 identifies the key parts and hierarchy of the irda protocols. the bottom layer is the physical layer, irphy. this is the part that converts the serial data to and from pulses of ir light. ir transceivers can?t transmit and receive at the same time. the receiver has to wait for the transmitter to finish sending. this is sometimes referred to as a ?half-duplex? connection. the ir link access protocol (irlap) provides the structure for packets (or ?f rames?) of data to emulate data that would normally be free to stream back and forth. figure c-3: irda standard protocol layers figure c-4 shows how the irlap frame is organized. the frame is preceded by some number of beginning of frame characters (bofs) . the value of the bof is generally 0xc0, but 0xff may be used if the last bof character is a 0xc0. the purpose of multiple bofs is to give the other station some warning that a frame is coming. the irlap frame begins with an address byte (?a? field), then a control byte (?c? field). the control byte is used to differentiate betwe en different types of frames and is also used to count frames. frames can carry status, data or commands. the irlap protocol has a command syntax of it?s own. these commands are part of the control byte. lastly, irlap frames carry data. this data is the information (o r ?i?) field. the integrity of the frame is ensured with a 16-bit crc, referred to as the frame check sequence (fcs). the 16-bit crc value is transmitted lsb first. the end of the frame is marked with an eof character, which is always a 0xc1. the frame structure described here is used for all versions of irda protocols used for serial wire replacement for speeds up to 115.2 kbaud. figure c-4: irlap frame in addition to defining the frame structure, irlap provides the ?housekeeping? functions of opening, closing and maintaining connections. the critical parameters that determine the performance of the link are part of this function. these parameters control how many bofs are used, identify the speed of the link, how fast either party may change from receiving to transmitting, etc. irlap has the responsibility of negotiating these parameters to the highest common set so that both sides can communicate as quickly and reliably as possible. note: not supported by MCP2140A. host o.s. or application ircomm irlap irphy protocols resident in MCP2140A ir pulses transmitted and received irlmp ? ias note 1: the MCP2140A only supports communication baud rate of 9600 baud. 2: another irda standar d that is entering into general usage is ir object exchange (irobex). this standard is not used for serial connection emulation. 3: irda communication standards faster than 115.2 kbaud use a different crc method and physical layer. x bofs bof a c fcs i eof (1+n) of c0h payload 2 bytes c1h MCP2140A ds22050a-page 54 ? 2007 microchip technology inc. c.1.3 irlmp the irlmp protocol provides: ? multiplexing of the irlap layer. this allows multiple channels above an irlap connection ? protocol and service discovery. this is accomplished via the information access service (ias) when two devices that contain the irda standard feature are connected, ther e is generally one device that has something to do and the other device that has the resource to do it. for example, a laptop may have a job to print and an irda standard compatible printer has the resources to print it. in irda standard terminology, the laptop is a primary device and the printer is the secondary device. when these two devices connect, the primary device must determine the capabilities of the secondary device to determine if the secondary device is capable of doing the job. this determination is made by the primary device asking the secondary device a series of questions. depending on the answers to these questions, the primary device may or may not elect to connect to the secondary device. the queries from the primary device are carried to the secondary device using irlmp. the responses to these queries can be found in the information access service (ias) of the secondary device. the ias is a list of the resources of the se condary device. the primary device compares the ias responses with its requirements and then makes the decision if a connection should be made. c.1.4 link management - information ac cess service (lm-ias) each lm-ias entity maintains an information database to provide: ? information on services for other devices that contain the irda standard feature (discovery) ? information on services for the device itself ? remote accessing of another device?s information base this is required so that clients on a remote device can find configuration information needed to access a service. c.1.5 tiny tp tiny tp provides the flow control on irlmp connections. an optional service of segmentation and reassembly can be handled. c.1.6 ircomm ircomm provides the method to support serial and parallel port emulation. this is useful for legacy com applications, such as printers and modem devices. the ircomm standard is a syntax that allows the primary device to consider the secondary device a serial device. ircomm allows for emulation of serial or parallel (printer) connections of various capabilities. figure c-5: ircomm service classes note: the MCP2140A supports the 9-wire ?cooked? service class of ircomm. other service classes supported by ircomm are shown in figure c-5 . ircomm services uncooked services cooked services parallel serial irlpt 3-wire raw parallel centronics ieee 1284 serial 3-wire cooked 9-wire cooked supported by MCP2140A ? 2007 microchip technology inc. ds22050a-page 55 MCP2140A c.1.7 other optional irda data protocols other irda data protocols have been developed to specific application requi rements. these irda data protocols are briefly described in the following subsections. for additional information, please refer to the irda web site (www.irda.org) . c.1.7.1 irtran-p irtran-p provides the prot ocol to exchange images with digital image captur e devices/cameras. c.1.7.2 irobex irobex provides object exchange services. this is similar to http. c.1.7.3 irlan irlan describes a protocol to support ir wireless access to a local area network (lan). c.1.7.4 irmc irmc describes how mobile telephony and communica- tion devices can exchange information. this informa- tion includes phone book, calender and message data. also how call control and real-time voice are handled (rtcon). c.1.7.5 irda lite irda lite describes how to reduce the application code requirements, while maintaining compatibility with the full implementation. note: not supported by MCP2140A. note: not supported by MCP2140A. note: not supported by MCP2140A. note: not supported by MCP2140A. note: not supported by MCP2140A. MCP2140A ds22050a-page 56 ? 2007 microchip technology inc. appendix d: db-9 pin information table d-1 shows the db-9 pin information and the direction of the MCP2140A signals. the MCP2140A is designed for use in data communications equipment (dce) applications. table d-1: db-9 signal information appendix e: know primary device compatibility issues ?none db-9 pin no. signal direction comment 1 cd hc MCP2140A carrier detect 2 rx MCP2140A hc received data 3 tx hc MCP2140A transmit data 4 dtr hc MCP2140A data terminal ready 5gnd ? ground 6 dsr MCP2140A hc data set ready 7 rts hc MCP2140A request to send 8 cts MCP2140A hc clear to send 9 ri hc MCP2140A ring indicator legend: hc = host controller ? 2007 microchip technology inc. ds22050a-page 57 MCP2140A product identification system to order or obtain information, e.g., on pricing or de livery, refer to the factory or the listed sales office . part no. x /xx package temperature range device device MCP2140A: infrared communications controller MCP2140At: infrared communications controller (tape and reel) temperature range i = -40c to +85c package p = plastic dip (300 mil, body), 18-lead so = plastic soic (300 mil, body), 18-lead ss = plastic ssop (209 mil, body), 20-lead examples: a) MCP2140A-i/p: industrial temp., pdip packaging b) MCP2140A-i/so: industrial temp., soic package c) MCP2140At-i/ss: tape and reel, industrial temp., ssop package MCP2140A ds22050a-page 58 ? 2007 microchip technology inc. notes: ? 2007 microchip technology inc. ds22050a-page 59 information contained in this publication regarding device applications and the like is prov ided only for your convenience and may be superseded by updates. it is your responsibility to ensure that your application me ets with your specifications. microchip makes no representations or warranties of any kind whether express or implied, written or oral, statutory or otherwise, related to the information, including but not limited to its condition, quality, performance, merchantability or fitness for purpose . microchip disclaims all liability arising from this information and its use. use of microchip devices in life support and/or safe ty applications is entirely at the buyer?s risk, and the buyer agrees to defend, indemnify and hold harmless microchip from any and all damages, claims, suits, or expenses resulting fr om such use. no licenses are conveyed, implicitly or ot herwise, under any microchip intellectual property rights. trademarks the microchip name and logo, the microchip logo, accuron, dspic, k ee l oq , k ee l oq logo, micro id , mplab, pic, picmicro, picstart, pro mate, rfpic and smartshunt are registered trademarks of microchip technology incorporated in the u.s.a. and other countries. amplab, filterlab, linear active thermistor, migratable memory, mxdev, mxlab, seeval, smartsensor and the embedded control solutions company are registered trademarks of microchip te chnology incorporated in the u.s.a. analog-for-the-digital age, a pplication maestro, codeguard, dspicdem, dspicdem.net, dspicworks, ecan, economonitor, fansense, flexrom, fuzzylab, in-circuit serial programming, icsp, icepic, mindi, miwi, mpasm, mplab certified logo, mplib, mplink, pickit, picdem, picdem.net, piclab, pictail, powercal, powerinfo, powermate, powertool, real ice, rflab, select mode, smart serial, smarttel, total endurance, uni/o, wiperlock and zena are trademarks of microchip technology incorporated in the u.s.a. and other countries. sqtp is a service mark of mi crochip technology incorporated in the u.s.a. all other trademarks mentioned herein are property of their respective companies. ? 2007, microchip technology incorporated, printed in the u.s.a., all rights reserved. printed on recycled paper. note the following details of the code protection feature on microchip devices: ? microchip products meet the specification cont ained in their particular microchip data sheet. ? microchip believes that its family of products is one of the mo st secure families of its kind on the market today, when used i n the intended manner and under normal conditions. ? there are dishonest and possibly illegal meth ods used to breach the code protection fe ature. all of these methods, to our knowledge, require using the microchip pr oducts in a manner outside the operating specif ications contained in microchip?s data sheets. most likely, the person doing so is engaged in theft of intellectual property. ? microchip is willing to work with the customer who is concerned about the integrity of their code. ? neither microchip nor any other semiconduc tor manufacturer can guarantee the security of their code. code protection does not mean that we are guaranteeing the product as ?unbreakable.? code protection is constantly evolving. we at microchip are committed to continuously improving the code protection features of our products. attempts to break microchip?s c ode protection feature may be a violation of the digital millennium copyright act. if such acts allow unauthorized access to your softwar e or other copyrighted work, you may have a right to sue for relief under that act. microchip received iso/ts-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in chandler and tempe, arizona; gresham, oregon and design centers in california and india. the company?s quality system processes and procedures are for its pic ? mcus and dspic ? dscs, k ee l oq ? code hopping devices, serial eeproms, microperi pherals, nonvolatile memory and analog products. in addition, microchip?s quality system for the design and manufacture of development systems is iso 9001:2000 certified. ds22050a-page 60 ? 2007 microchip technology inc. americas corporate office 2355 west chandler blvd. chandler, az 85224-6199 tel: 480-792-7200 fax: 480-792-7277 technical support: http://support.microchip.com web address: www.microchip.com atlanta duluth, ga tel: 678-957-9614 fax: 678-957-1455 boston westborough, ma tel: 774-760-0087 fax: 774-760-0088 chicago itasca, il tel: 630-285-0071 fax: 630-285-0075 dallas addison, tx tel: 972-818-7423 fax: 972-818-2924 detroit farmington hills, mi tel: 248-538-2250 fax: 248-538-2260 kokomo kokomo, in tel: 765-864-8360 fax: 765-864-8387 los angeles mission viejo, ca tel: 949-462-9523 fax: 949-462-9608 santa clara santa clara, ca tel: 408-961-6444 fax: 408-961-6445 toronto mississauga, ontario, canada tel: 905-673-0699 fax: 905-673-6509 asia/pacific asia pacific office suites 3707-14, 37th floor tower 6, the gateway habour city, kowloon hong kong tel: 852-2401-1200 fax: 852-2401-3431 australia - sydney tel: 61-2-9868-6733 fax: 61-2-9868-6755 china - beijing tel: 86-10-8528-2100 fax: 86-10-8528-2104 china - chengdu tel: 86-28-8665-5511 fax: 86-28-8665-7889 china - fuzhou tel: 86-591-8750-3506 fax: 86-591-8750-3521 china - hong kong sar tel: 852-2401-1200 fax: 852-2401-3431 china - qingdao tel: 86-532-8502-7355 fax: 86-532-8502-7205 china - shanghai tel: 86-21-5407-5533 fax: 86-21-5407-5066 china - shenyang tel: 86-24-2334-2829 fax: 86-24-2334-2393 china - shenzhen tel: 86-755-8203-2660 fax: 86-755-8203-1760 china - shunde tel: 86-757-2839-5507 fax: 86-757-2839-5571 china - wuhan tel: 86-27-5980-5300 fax: 86-27-5980-5118 china - xian tel: 86-29-8833-7250 fax: 86-29-8833-7256 asia/pacific india - bangalore tel: 91-80-4182-8400 fax: 91-80-4182-8422 india - new delhi tel: 91-11-4160-8631 fax: 91-11-4160-8632 india - pune tel: 91-20-2566-1512 fax: 91-20-2566-1513 japan - yokohama tel: 81-45-471- 6166 fax: 81-45-471-6122 korea - gumi tel: 82-54-473-4301 fax: 82-54-473-4302 korea - seoul tel: 82-2-554-7200 fax: 82-2-558-5932 or 82-2-558-5934 malaysia - penang tel: 60-4-646-8870 fax: 60-4-646-5086 philippines - manila tel: 63-2-634-9065 fax: 63-2-634-9069 singapore tel: 65-6334-8870 fax: 65-6334-8850 taiwan - hsin chu tel: 886-3-572-9526 fax: 886-3-572-6459 taiwan - kaohsiung tel: 886-7-536-4818 fax: 886-7-536-4803 taiwan - taipei tel: 886-2-2500-6610 fax: 886-2-2508-0102 thailand - bangkok tel: 66-2-694-1351 fax: 66-2-694-1350 europe austria - wels tel: 43-7242-2244-39 fax: 43-7242-2244-393 denmark - copenhagen tel: 45-4450-2828 fax: 45-4485-2829 france - paris tel: 33-1-69-53-63-20 fax: 33-1-69-30-90-79 germany - munich tel: 49-89-627-144-0 fax: 49-89-627-144-44 italy - milan tel: 39-0331-742611 fax: 39-0331-466781 netherlands - drunen tel: 31-416-690399 fax: 31-416-690340 spain - madrid tel: 34-91-708-08-90 fax: 34-91-708-08-91 uk - wokingham tel: 44-118-921-5869 fax: 44-118-921-5820 w orldwide s ales and s ervice 12/08/06 |
Price & Availability of MCP2140A
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |